

# TN00029

## LPC54018 DMA Linked Transfer from Memory to Memory

1.0 — 29 January 2018

Technical note

### Document information

Info	Content
<b>Keywords</b>	LPC540xx, DMA Controller, Linked transfer, memory to memory
<b>Abstract</b>	This technical note describes an example that transfers data from memory to memory via DMA linked transfers.



**Revision history**

Rev	Date	Description
1.0	20180129	Initial version.

**Contact information**

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 1. Introduction

The LPC540xx is a family of ARM Cortex-M4 based microcontrollers for embedded applications. The LPCXpresso Development Board for LPC540xx MCUs is used in this technical note. For details of the board, see:

<https://www.nxp.com/demoboard/om40003>



Fig 1. LPC54018 LPCXpresso Development Board

This technical note gives an overview of using on-chip DMA controller to perform memory to memory transfer using linked transfer descriptors.

## 2. Description

The example uses the LPC54018 on-chip DMA controller for memory to memory transfers. A linked transfer can use any number of descriptors to define a complicated transfer. This can be configured so that a single transfer, a portion of a transfer, one whole descriptor, or an entire structure of links can be initiated by a single DMA request or trigger.

In the example, based on the size of the source buffer to transfer and the transfer block size, the number of descriptors required in the link is calculated. The linked descriptors are setup and the DMA is software triggered to initiate the transfer.

This is a Plain Load example, where the application image is programmed into external SPI flash device on the LPC54018 LPCXpresso Board. On reset, the image is copied to SRAMX and executed from SRAMX. See the LPC540xx User Manual for more details.

**Note:** See “Getting Started with MCUXpresso SDK for LPC540xx.pdf” document in “docs” folder of SDK package. This document explains how to configure the IDEs for various debug configurations (SRAMX, Plain Load and XIP).

The example has `BUFF_LENGTH = 3000` (indicates size of source and destination arrays used in the example; arrays are of type `uint32_t`), therefore, transfer of 12000 bytes. The `TRANSFER_BLOCK_SZ` is 4096 bytes and hence the complete transfer requires 3 DMA descriptors.


The “`s_dma_descriptor_table`” in the file “`fsl_dma.c`” is located at the `SRAMBASE` address, `0x20000800`. See [Fig 2](#). This table contains the first DMA descriptors of 30 DMA channels.

In the example, DMA channel 0 is used. The first descriptor of DMA channel 0 is located at `s_dma_descriptor_table[0]`. The “`linkToNextDesc`” indicates the location of the next descriptor in the DMA link. This location is a separate memory region in the SRAM address space.

A user defined descriptor table “`g_linked_desc`” in the example contains the remaining descriptors of the chain for DMA channel 0.

`s_dma_descriptor[0]` links to `g_linked_desc[1]` at `0x20000410` and `g_linked_desc[1]` links to `g_linked_desc[2]` at location `0x20000420`.

`g_linked_desc[2]` is the last descriptor in this example and hence the “`linkToNextDesc`” is `0x0`.



The example is available in three tool chains:

- IAR embedded Workbench
- Keil MDK
- MCUXpresso

The Keil and IAR examples are found in:

**lpc54018\_dma\_linked\_transfer\_keil\_iar\boards\lpcxpresseo54018\driver\_examples\dmaldma\_linked\_transfer**

The MCUXpresso example can be found in the zip file:

**lpc54018\_dma\_linked\_transfer\_mcux.zip**

**Note:** The MCUXpresso version used in this Tech Note is 10.1.1. In this version, to program a plain load image into Quad SPI device, a binary file must be created from the axf file and using the LinkServer GUI Flash Programmer, the binary file is programmed into the Quad SPI device at location 0x1000 0000. This procedure will change in the next release of MCUXpresso IDE.

## 3. Legal information

### 3.1 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

### 3.2 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

### 3.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

4. Contents

1. Introduction .....3

2. Description.....3

3. Legal information .....6

3.1 Definitions .....6

3.2 Disclaimers.....6

3.3 Trademarks.....6

4. Contents.....7

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.